A : Significant progress has been made to develop silicon pixel technologies for use in the vertex and tracker regions of the proposed Compact Linear Collider (CLIC) detector design. The electron-positron collisions generated by this linear accelerator provide a clean, low-radiation environment for the inner detectors. However, physics-driven performance targets, the CLIC beam structure, and occupancies from beam-induced backgrounds place challenging requirements on detector technologies for this region. A pixel pitch down to 25×25 µm 2 , material budget ≤ 0.2-2%X 0 per layer, average power dissipation of down to 50 mW cm −2 , position resolution of 3-7 µm, and timing resolution as low as 5 ns are called for in the vertex and tracking detectors. To this aim, a comprehensive R&D programme is ongoing to design and test silicon pixel detectors to fulfil these specifications, including both monolithic and hybrid devices. These studies involve Allpix 2 Monte Carlo and TCAD simulations, advanced 65 nm ASIC and sensor design, laboratory testing, and beam tests of individual modules to determine the required performance parameters. The characterisation and simulation modelling of these devices has also lead to the development of a set of tools and software within the CLIC detector and physics (CLICdp) collaboration. This publication will present recent results from the technologies being developed and tested in view of the CLIC vertex and tracking detector requirements, such as various monolithic CMOS sensors, and fine pitch hybrid assemblies with planar sensors.
Introduction
The Compact LInear Collider (CLIC) is a proposal for a future high-luminosity, high-energy linear lepton collider. The accelerator will achieve three different centre-of-mass energies due to its staged design: 380 GeV, 1.5 TeV, and 3 TeV [1] . The generated electron-positron collisions will provide a clean, low-radiation environment for the inner detectors. However, physics-driven performance targets, the CLIC beam structure, and occupancies from beam-induced backgrounds place challenging requirements on detector technologies for this region [2] .
Significant progress has been made to develop silicon pixel technologies for use in the vertex and tracker regions of the proposed CLIC detector design [3] via a comprehensive R&D programme. These studies have also lead to the development of a set of tools and software within the CLIC detector and physics (CLICdp) collaboration [2] .
In Section 2 of this publication, the requirements for the inner detectors at CLIC are discussed. The recent developements in technologies for the CLIC vertex and tracking detectors are presented in Sections 3 and 4 respectively. These include fine-pitch hybrid assemblies for the vertex detector, and High-Voltage (HV) and High-Resistivity (HR) CMOS technologies for the tracking detector. The software and tools developed during these studies are highlighted in Section 5.
Requirements for the CLIC inner detectors
The foreseen physics programme at CLIC imposes strict requirements on the design of the vertex and tracking detectors [2] . A track-momentum resolution of σ P T /p 2 T ≤ 2 × 10 −5 GeV −1 is needed in the central detector region for high-momentum tracks. To accurately reconstruct and enable flavour tagging with clean b-, c-, and light-quark jet separation, a transverse impact-parameter resolution of σ 2 d 0 = 5 µm is required. In addition, the nanometre transverse bunch sizes of the CLIC beam causes large numbers of Beamstrahlung photons to be created during bunch crossing. These photons produce background particles that interact with the sensitive material of the vertex and tracker detector, thus fast time-tagging is needed for pile-up rejection. A combination of air and liquid cooling systems will be used for the CLIC vertex and tracking detectors, therefore the use of a power pulsing scheme is envisaged for a low average power dissipation in the inner detectors [4] [5] .
The combination of these leads to the technology requirements listed in Table 1 . Currently no available detector technologies can fulfil all of these requirements simultaneously. Consequently, novel sensors and readout technologies are being developed and tested within the CLICdp collaboration.
Hybrid pixel detector technologies for the vertex detector

CLICpix2 with planar sensors
CLICpix2, see Figure 1 , is a small-pitch, pixelated readout chip produced in a commercial 65 nm CMOS process [6] . It is part of the Timepix/Medipix family and is the successor to the CLICpix chip. CLICpix2 ASICs have been solder bump-bonded to planar silicon sensors of thicknesses 50 µm to 200 µm [2] . Figure 2 shows an image of a 130 µm thick active-edge sensor. Detector design : The CLICpix2 pixel matrix consists of 128×128 square pixels of pitch 25 µm [6] . A frame-based readout scheme is employed, where the in-pixel digital back-end can record three different measurements: ToT, ToA, and event counts. These are combined into four CLICpix2 operational modes: simultaneous 8-bit Time-of-Arrival (ToA) and 5-bit Time-over-Threshold (ToT), simultaneous 8-bit count and 5-bit ToT, 13-bit ToA, or 13-bit measurement of counts [6] .
Laboratory results : A single-chip bump-bonding process is being developed at IZM [7] for CLICpix2 ASICs and active-edge sensors from FBK-CMM [8] and Advacam [9] . Each of these devices were tested in the laboratory using a combination of threshold equlisation, I-V scans, test pulses, and radioactive source exposures.
Test pulse measurements: Charge of a known magnitude was directly injected into the CLICpix2 ASIC frontend so that the ASIC response per pixel could be seen independently from the sensor and bonding quality. In the data analysis, pixels that recorded an event fewer than 10% of the total number of pulses sent are said to be 'unresponsive'. This is either due to the pixel readout being masked due to high noise, being electrically connected to a large number of shorted pixels, or the pixel has a non-functioning frontend. Some pixels were found to record hits while other pixels were test pulsed, and if this occurs during ≥90% of the test pulses of a neighbouring pixel then these are called 'unexpected' pixel responses. This unwanted response can be caused by electrical connections between neighbouring pixels or cross-talk.
Radioactive source exposure: To investigate the behaviour of each CLICpix2 assembly to ionising particles, a Sr-90 radioactive source was placed above the assembly to obtain evenly distributed hits across the pixel matrix. A histogram of the pixel hit rates is then fitted by a Gaussian function and pixels are expected to be within 3σ of the Gaussian mean. The tails above and below the 3σ cut correspond to pixels that are deemed to be 'high rate' or 'low rate' respectively. The Gaussian peak contains 99.7% of all pixels, therefore in a perfect assembly 25 pixels are expected to be high rate and 25 to be low rate.
Pixel categorisation: To better understand the assembly performance, the results from the described laboratory measurements are combined to classify pixels into six categories. These data-driven category definitions are detailed below. It is noted that each pixel can only be in one category, with preceding categories taking precedence.
1. Masked: Pixels of this category have been masked during threshold equalisation or by the user due to large noise. No information is gathered from these pixels, therefore their response cannot be characterised.
2. Unresponsive: Pixels in this category responded less than 10% of the time to charge injection.
Shorted:
The pixel records unexpected hits when neighbouring pixels are pulsed ≥90% of the time.
4. Bonding or sensor issues: Pixels in this set were found to be low rate but have the expected test pulse performance, so are said to have bonding or sensor issues.
5.
High rate: This set of pixels were found to have a high rate during a source measurement.
6. Expected response: The expected responses are seen in all tests for this pixel: normal test pulse response, normal rate from source measurement, no other issues.
The categorisation results for assembly 20 are presented in Table 2 and Figure 3 . The majority of high rate pixels for this device are located 1-2 rows/columns from the matrix edge. One possible explanation for this effect is that the electric field distribution from the staggered active edge design, see Figure 2 , causes rows/columns 1-2 to receive a lower amount of charge, while rows/columns 2-3 receive a higher amount. Using the categorisation results, an interconnect yield of (expected_response+ high_rate)/(128×128−masked −unresponsive) = 97.9% was calculated. This is the highest interconnect yeild obtained for a CLICpix2 planar assembly so far. The yeild of high-quality assemblies is low due to the challenging bump-bonding process for the small pitch size. It was found that the combination of Ti/W/Cu Under Bump Metalisation (UBM) used for the FBK-CMM sensors and SnAg bump material used by IZM produced the best results. Test-beam results : Assembly 20 was tested using the DATURA beam telescope set-up [10] in the DESY II test-beam area [11] . The DESY-II synchrotron supplies an electron/positron particle beam of energies up to 6 GeV, and a nominal beam energy of 5.4 GeV was chosen for data taking. For the set-up used, the achievable telescope tracking resolution at the DUT plane was calculated to be 2.5 µm. The nominal operating conditions for CLICpix2 assembly 20 were determined during the laboratory testing: a threshold of approximately 645 electrons and a bias voltage of −60 V. By varying the bias voltage applied, the depletion voltage and optimal applied bias voltage can be determined. Figure 4 presents such a scan for assembly 20 with two observable quantities: the mean size of track-associated clusters and the Most Probable Value (MPV) from a Landau-Gaussian fit to the associated cluster charge distribution. The bias voltage that produces the highest mean cluster size in this scan, and therefore the maximum amount of charge sharing, is −25 V. This is therefore the optimal operational bias voltage for this device. To calculate the depletion voltage of the assembly, two linear functions were fit to the histogram of MPV 2 vs bias voltage. The intersection of these two functions provides the depletion voltage, which was calculated to be −24 V for this sample.
Test-beam analysis has calculated the efficiency of this assembly to be 98.1% at nominal conditions. The device detection threshold was scanned from 0.5 ke to 15.9 ke, and the resultant efficiency trends are shown in Figure 5 . The efficiency falls with increasing threshold as expected.
ELADs
The positional resolution of thin sensors is often limited to the binary hit resolution of pitch/ √ 12 due to the limited charge sharing when traversing the small sensor thickness. Reducing the pixel size can improve this, however the pitch is often limited by the feature sizes of the readout electronics. The Enhanced LAteral Drift (ELAD) design enhaces the lateral drift in the sensor layer to increase charge sharing between adjacent pixels. ELAD sensors allow the positional resolution to be improved without the need to adapt the pixel pitch and/or sensor thickness [12] .
Simulation results : Deep ion implants inside the sensor are used to adapt the electric field to both promote lateral drift and reduce low electric field regions [12] . The position, dimensions, number, and doping concentrations of the implants were simulated using 2D and 3D TCAD finite element simulations [13] to optimise the sensor design. A pixel sensor with 55 µm readout electrode pitch was assumed. In Figure 6 the implant design developed from these investigations can be seen as a cross-section in a TCAD transient simulation. These implants are simulated as strips, such that charge sharing is enhanced along one lateral axis. The electron current density is plotted 1.8 ns after a Minimally Ionising Particle (MIP) has been simulated to hit the sensor surface at a distance of 16.9 µm from the left-hand pixel implant.
The detector performance parameters were investigated through Allpix 2 [14] simulations, where the collected charge between two strips in an ELAD detector was modelled as a function of MIP incidence position. As seen in Figure 7 , the theoretical optimum is a linear charge sharing between the two strips, with maximal sharing when the particle is incident at the center between both strips. The ELAD simulations are much closer to this calculated optimum than the standard case, thus it can improve upon the binary limit of strip_distance/ √ 12. In another Allpix 2 simulation, the ELAD detector was found to have a factor of two improvement from the binary positional resolution compared to a standard planar sensor for a pixel pitch of 55 µm. Further simulation studies using both softwares are currently ongoing.
Assembly production : Due to the multiple layers needed of ion implantation and epitaxial growth, the manufacture of ELADs is challenging. The first set of ELAD assemblies are in production to demonstrate the performance capabilities of this concept.
Monolithic technologies for the tracking detector 4.1 CLICTD
Detector design : The monolithic CLIC Tracking Detector (CLICTD) is produced using a 180 nm CMOS imaging process with a HR expitaxial sensor layer [15] . It features a 128×16 matrix with pixels of pitch 300 µm×30 µm. Each pixel is further segmented into eight subpixels of size 37.5 µm×30 µm, each with an analogue front-end but a shared digital front-end. This design aims to decrease the charge collection time while mainting a low amount of digital circuitry per pixel. Three pixel modes are implemented: simultaneous 8-bit integrated ToT and 5-bit ToA; 13-bit ToA; and event counts. These measurements are performed in the on-channel digital logic for the combined output from the subpixels by means of an "OR" gate. The data readout uses a shutter-based scheme. Figure 8 presents the process cross-section of two pixels in CLICTD. Charge is collected by a small collection electrode situated inside a low-dose N-type implant, itself placed above a P-type expitaxial layer [15] . To ensure full lateral depletion, a HR epitaxial layer is used. A modified design has introduced a gap in the N layer to reduce the charge collection time further, this design is shown in Figure 9 . The small electrode capacitance in the order of fF results in a low expected detection threshold of approximately 180 electrons, low power consumption, and a large signal-to-noise ratio.
Simulation results : Due to the complex, non-linear nature of the electric field in this device, the design of CLICTD was optimised through detailed TCAD simualtions [2] . Currently, Monte Carlo (MC) simulations using Allpix 2 [14] are being carried out to better understand the response of the samples in laboratory and test beam measurements.
Laboratory results : CLICTD samples have been produced using both process variants. The I-V characteristics of these assemblies were measured for multiple P well bias voltages. It was found that the substrate in the continuous deep N-type implant design can be biased to higher magnitudes due to a better isolation between the substrate and the P wells [15] . After equalisation of the pixel matrix, a threshold dispersion of approximately 16 electrons was extracted for sample B1, see Figure 10 . This assembly was produced with the additional N layer gap design, has an average noise of approximately 18 electrons, and was operated at a p-well/substrate bias voltage of -3/−3 V. The ToT response of a single pixel from test pulsing measurements of CLICTD sample A1 is presented in Figure 11 . Assembly A1 has the continuous N layer design, has an average noise of approximately 20 electrons, and a threshold dispersion of 16 electrons. It was operated at a threshold of approximately 330 electrons and a p-well/substrate bias voltage of -3/−6 V. CLICTD chips have been exposed to fluorescent X-rays produced from multiple target materials to determine the conversion factor between threshold DAC value and the threshold level in electrons, which was found to be 15 electrons/DAC and 14 electrons/DAC for assemblies A1 and B1 respectively [15] .
ATLASpix
Several monolithic HV-CMOS sensors have been developed for the High-Luminosity upgrade of the ATLAS pixel detector outer layer. The ATLASpix_Simple sensor is interesting to CLIC as it targets similar requirements to those of the CLIC tracking detector. Assemblies with resistivities from 20 Ω cm to 200 Ω cm, and total thicknesses of 62 µm and 100 µm, have been studied. Detector design : This HV monolithic active pixel sensors (HV-MAPS) was produced using a commerical 180 nm HV-CMOS process. Elongated pixels of pitch 130 µm×40 µm are arranged in a matrix of 25 columns and 400 rows. ATLASpix_Simple has a fully integrated data-driven readout and a fast charge collection using drift. Each pixel can record a 10-bit ToA and 6-bit ToT.
Test-beam results : Samples of three different resistivities and two different thicknesses were tested at the DESY test-beam facility [11] to evalue their performance. Each device was nominally operated at a bias voltage of −50 V and a threshold of approximately 650 electrons. The data curves in Figure 12 show the distributions of efficiency vs. threshold level for three samples. Efficiencies of 98-99% were achieved for the nominal operational conditions. Compared to the other resistivities, the 200 Ω cm assembly has a larger plataeu region before the efficiency decreases for higher thresholds due to the larger signal.
The time residuals between the track and cluster timestamps for the same three samples are shown in Figure 13 . It can be seen that the 20 Ω cm detector has a slower timing response and is subject to a larger timewalk effect when compared to the other two detectors, as expected due to the lower amount of charge collected by the smaller depleted volume.
Characterisation tools developed
Multiple tools have been developed within CLICdp to carry out detailed pixel characterisation studies, such as laboratory testing, MC device simulations, and test-beam data reconstruction.
Caribou: A flexible readout system for pixel detectors has been developed and is used for laboratory testing of novel devices [16] . The Caribou Data AQuisition (DAQ) system hardware consists of a custom chip board that is specific to the type of device, connected to the universal periphery Control and Readout (CaR) board, providing the hardware environment for various target ASICs. The CaR board is then connected to a System on Chip (SoC) that contains both a CPU for data aquisition, running a full linux system, and a FPGA fabric for detector control and data handling. It is noted that no dedicated PC is required, only an ethernet link is needed and the user can access the system via a Secure SHell (SSH). The use of a versatile and well tested DAQ, rather than developing a device specific system each time, significantly reduces the time needed for protoype developement and testing. Allpix 2 : To better understand the behaviour of complex detectors, a modular and generic framework for Monte-Carlo simualtions has been developed [14] . This comprehensive software can model detector response from incident ionising particles through to digitisation in the readout system. Performance parameters of detectors can be precisely modelled due to the ability to import TCAD [13] simulated electric fields and combine them with simplified models of charge transportation. The modular framework design allows complex systems of multiple detectors to be simulated in a flexible way. Detailed information on Allpix 2 can be found on the software repository [17] or on the Allpix 2 website [18] , including an extensive manual [19] .
Corryvreckan: A modular, lightweight reconstruction software framework has been created to analyse test-beam data [20] . Corryvreckan aims to be flexible, fast, and have high levels of documentation for ease of use. Many telescope configurations can be described as the software can easily combine data streams of different triggered, data-driven, and frame-based readout schemes. This event building method also means that the efficiency of each detector can be calculated accurately in such a complex set-up. One key feature of Corryvreckan is its utilisation of timing information provided by sensors. Track building, clustering, and DUT-track association algorithms can all use timing information to decrease combinatorics and recover clusters accurately in highrate environments. A v1.0 release is available, as detailed on the Corryvreckan website [21] , and the users manual can be found as a published note [22] or on the software repository [20] as a continuously updated document.
Conclusion and outlook
A diverse R&D programme is underway in the CLICdp collaboration on novel hybrid and monolithic technologies to fulfil the vertex and tracking detector requirements respectively. High quality CLICpix2 hybrid detectors have been produced with a interconnect yields of up to 97.9%. The pixel categorisation method employed has allowed the data from multiple laboratory tests to be combined, providing more detail on the exact response of individual pixels. An optimal operational voltage of −25 V and an efficiency of 98.1% has been calculated for one sample from test-beam data analysis. The ELAD sensor aims to increase charge sharing between pixels with a fixed pixel size and sensor thickness. In-depth TCAD and MC simualtions have predicted that a near linear charge sharing can be achieved, improving the expected positional resolution of the device by a factor of two compared to standard planar sensors. CLICTD monolithic assemblies have been produced and show promising laboratory results. Further testing, including test-beam data reconstruction and simulations, is ongoing to better understand the performance parameters of the detector. Testbeam data has been taken for monolithic ATLASpix_Simple assemblies of different resistivities and thicknesses. Efficiencies of 98-99% were achieved and the timing behaviour of the samples has been analysed in detail. Through these investigations a set of flexible tools for pixel detector characterisation have been developed for DAQ, MC simulation, and test-beam data reconstruction.
